Abstract: Mixed Radix Conversion is an essential feature of error detection and correction in Redundant Residue Number Systems. Fermat numbers are a popular choice as moduli in these systems. However, Fermat numbers are typically implemented using Diminished-1 arithmetic which necessitates special consideration of zero in arithmetic operations. Furthermore, the sequential nature of Mixed Radix Conversion leaves it prone to considerable delay due to carry propagation in adders at each stage. In this paper, Diminished-1 arithmetic in carry save form is used to give significant reductions in area and delay compared to previously proposed hardware architectures. The percentage area reduction was found to range from 13% to 41% and that of delay from 19% to 49% for bit widths from 8 to 28 bits.
Introduction
A Residue Number System (RNS) is a non-weighted number system that allows fast, parallel, carry-free arithmetic [1] . A Mixed Radix System (MRS) is a weighted number system that is derived from the set of moduli in a RNS and is commonly used to perform error detection in a Redundant Residue Number System (RRNS) [2] . A RRNS error checker based on Mixed Radix Conversion (MRC) is attractive in that it is self correcting for errors (or faults) both in the RRNS and in the MRC hardware [2] . The use of Fermat numbers as moduli for RRNSs is desirable since the residues can be efficiently represented and processed using Diminished 1 (Dim1) arithmetic [3] , but with the drawback that zero detection is required at the beginning and end of Dim1 arithmetic operations [3] . MRC is a sequential algorithm with subtraction and multiplication at each stage [1] . Therefore zero detection logic has a significant area cost in cell based architectures for Fermat number MRC. Furthermore, carry propagation at each stage leads to significant delay overhead. Look Up Table ( LUT) based architectures avoid the zero detection problems of cell based architectures but have significantly larger area [4] . Herein, a cell based architecture for Fermat number MRC is proposed which provides reduced area and delay compared to previous proposals.
Background
A Residue Number System (RNS) consists of a set of pairwise relatively prime moduli, {m 1 ,……,m N }. An integer, X, is represented in RNS by a set of residue digits {r 1 ,……,r N }, where r i = X mod(m i ) is the remainder when X is divided by m i and N is the number of relatively prime moduli in the system [1]. This results in a non-weighted number system that allows for parallelism in calculations. However, its non-weighted nature makes it unsuitable for overflow detection, sign detection and magnitude comparison. The Mixed Radix System is a weighted number system which is derived from the set of moduli in the RNS and can perform these operations as well as error detection in a RRNS. The two systems have the same range of values. The number X is expressed as:
RNS: X = {r 1 ,r 2 ,...,r n }; +1 where t is an integer [3] . In weighted binary arithmetic, n+1 bits are needed to represent a Fermat number of the form 2 n +1. Dim1 arithmetic [3] works by decreasing the weighted binary representation by one. This requires a special treatment of zero at the input and output of arithmetic operations, making Dim1 problematic for arithmetic intensive operations such as MRC. A carry save implementation of Dim1 is described in [6] which overcomes the zero detection problem. This concept has been used herein to build an MRC architecture with less area and delay than existing cell based implementations. Traditionally, MRC has been implemented using (LUTs). In [7] an MRC is introduced for general moduli sets where LUTs are replaced entirely by arithmetic units with a significant reduction in area. The architecture uses 2's complement arithmetic and multi-operand modular adders(MOMA). Herein, an MRC architecture without LUTs is established for Fermat moduli, using Dim1 carry save arithmetic. The architecture is of lower area and is also faster than that which would be achieved for Fermat moduli using the architecture described in [7] .
Proposed Architecture
Herein, we present an area-delay efficient MRC for sets of Fermat moduli in a RNS. 
Results
The architecture described in [7] and the proposed architecture were implemented and verified in Verilog at the gate level for the Fermat moduli sets given in Table I . The gates in the verilog implementation were counted and in most cases formulae were derived for the area and delay of the circuits. The area and delay are expressed as gate equivalents (GE) based on [8] , where each two-input gate, excluding XOR, accounts for one GE for both area and delay. An XOR gate accounts for two GEs and also, herein an inverter is taken as a half GE for both area and delay. Both systems consist of subtractions and multiplication by modular inverses. In [7] , these are implemented in 2's complement arithmetic, whereas in the proposed system they are implemented in diminished 1 carry save arithmetic. In [7] Multioperand Modular Adders are used whereas the proposed system uses modulo 4:2 compressors. Diminished 1 arithmetic, typically requires zero detection logic at the input and output of arithmetic operations. However, in the proposed architecture, the use of carry save means that this is required only at the final output. Details of the area and delay comparison for the two implementations are now given in GE, for the set of three Fermat moduli, 2 n i +1,2 n j +1,2 n k +1 where r i , r j and r k refer to residues modulo these Fermat numbers respectively.
Area Comparison
The area of the system in [7] is calculated as follows: combinational logic apart from adders has a total area of 7n i +6n j +5n k +18, the area of a k-operand multi-operand adder modulo 2 n +1, MOMA(k,n) [8] is 17k/2n+6k/2 +9n/2log 2 (n)-11n/2+5. The three moduli system needs one MOMA(n j +1, n j ) and two MOMA(n k +1,n k ). This gives a total area of ½[(34n j +12)(n j -1)/2+(68n k +24)(n k -1)/2+(9log 2 (n j )+35)n j +(18log 2 (n k )+56)n k + 14n i +102] for the implementation of the architecture in [7] . For the proposed system, shown in Fig. 1 , the implemented area is as follows: the Add/Conv unit is 9n/2logn+10n+8.5, the Add_Inv is 3.5n i +n j +1.5 and the 4:2 Comp is 12n+1GE. It is not possible to get a general formula for the area of the Mult_Inv units as they depend on the individual moduli and inverses. For the moduli sets in Table I , the Mult_Inv areas in GEs are 156, 615, 2301, 2103 and 1445. The area of the remaining units in Fig. 1 for the moduli set {2 n i +1,2 n j +1,2 n k +1} is (17+9/2log 2 (n i ))n i +(53/2+9/2log 2 (n j ))n j +(36+9/2log 2 (n k ))n k +33. The areas for both systems, based on these formulae and verified by a count of gates in the implemented verilog, are given in Table I for various sets of three Fermat moduli covering bit widths from 8 to 28 bits. This table also gives the percentage savings achieved by the proposed system compared to that given in [7] .
Delay Comparison
The delays for the various cells in the implemented architecture for both systems are calculated for the same moduli set, 2 n i +1,2 n j +1,2 n k +1. The delay of the implemented n-bit parallel prefix Diminished 1 (PPdim1) adder based on [9] is 7/2log 2 n +5.5. The MOMA which includes a PPdim1 adder has a delay of 4θ+7/2logn+9, where θ is the number of stages in the Dadda tree in the MOMA. The delay of the surrounding logic is a constant 3GE. The delays for the units in the proposed carry save diminished 1 system are 7/2logn+8
for Add/Conv; log 2 n i +4.5 for Add_Inv; a constant delay of 8 gates for 4:2 Comp. As in the analysis of area, it is not possible to represent the delay of the Mult_Inv unit of the carry save system by a formula as the delay depends on the moduli involved and their relationships. The critical path was determined in the case of the moduli set {3,5,17}, with n 1 =1, n 2 =2 and n 3 =4, for the system in [7] and for the proposed system. The path in the case of [7] contains two multiplications by modular inverses and two MOMAs which gives a delay of 8θ+7log 2 n 3 +24,=70GE where θ=4. The path of the proposed system also has two multiplications by modular inverses as well as one additive inverse. The MOMAs are replaced by Modular 4:2 compressors and there is a final parallel prefix diminished 1 Table II for various sets of three Fermat moduli covering bit widths from 8 to 28 bits.
Discussion of Results
The area and delay of the proposed system are significantly less than that of the previous system [7] . This is due to the inclusion of following improvements. Firstly, Dim1 carry save arithmetic is used. This replaces MOMAs with modulo 4:2 compressors whereby carry propagation addition is required only at the output of the MR digits. Secondly, the additive inverse of a Fermat number in a given base, m i is formed as its additive inverse in a different Fermat base, m j by adding a known constant equal to m j -m i . This is highly suitable for Dim1 carry save arithmetic. Thirdly, Mult_Inv in Fig. 1 involves multiplication by a known constant which is input in ordinary binary form and the multiplication area is reduced by Booth encoding. The resulting partial products are in Dim1 carry save form and are combined using modulo 4:2 compressors with outputs also in carry save form thus eliminating carry propagation at the end of the multipliers. Fourthly, the intermediate outputs in the calculation of the third digit in the proposed implementation can be left in carry save form thus avoiding an addition before multiplication by the inverse. This is a major advantage of the proposed implementation over [7] in terms of reduction in both area and delay and the improvement becomes greater as the number of moduli in the system increases.
Conclusion
An area and delay efficient architecture for MRC is introduced for Fermat moduli giving significant area and delay reductions compared to the most efficient known hardware implementation. The percentage area reduction ranges from 13% for the conversion of an 8 bit number to 41% reduction for a 28 bit number. Reductions of up to 49% were found in the delay of the system. This was achieved by using Dim1 arithmetic in carry save form which avoids special zero detection logic and requires carry propagation addition only at the final output of the Mixed Radix digits. 
